ADN4662BRZ

ADN4662 is a single, CMOS, low voltage differential signalling (LVDS) line receiver offering data rates of over 400Mbps (200MHz) and ultra low power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. Typical application includes point -to-point data transmission, multi drop buses, clock distribution networks and backplane receivers.

• ±15KV ESD protection on input pins
• Flow -through pinout simplifies PCB layout
• 2.5ns maximum propagation delay and 3.3V power supply
• High impedance outputs on power down and low power design of typically 18mW (quiescent)
• Interoperable with existing 5V LVDS drivers
• Accepts small swing (310mV typical) differential signal level
• Supports open, short and terminated input fail -safe
• 0V to -100mV threshold region and conforms to TIA/EIA -644 LVDS standard
• 8 lead NSOIC package
• Operating temperature range from -40°C to 85°C

Piezīmes

ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party